SW Stack for NISQ devices

Dr. Miroslav Dobsicek


Presentation overview

- SW stack overview
- User-space quantum stack
- Circuit level assembly
- Hardware level encoding

SW stack

```
let shorCorrector (qs:Qubits) =
   let out = xflipSyndrome qs.[0 .. 2]
   if (out > 0) then
      X [qs.[out - 1]]
```

Circuit design



Compiler



Pulse schedules



Instrument orchestration

Computer science domain


Output for idealized quantum computer

Co-design for NISQ devices

Experimentalist domain

Single-user environment, lab work

SW stack is built around the quantum circuit model



High level parts of a SW stack

How do we generate quantum circuits?


Generic methods

- Encode your problem into known quantum algorithms
- Embed a classical circuit into a quantum one through reversible logic
- Automatically decompose large transformations into sequences of smaller ones

Attacking directly the problem

Design your own quantum algorithm


1. Problem enconding into an existing quantum algorithm



This is currently the most feasible way how to do a computation on a quantum computer.

- VQE quantum chemistry problems
- QAOA combinatorial opt. problems
- HHL systems of linear equations (ML)
- QFT detect group-like properties
- Grover search generic square root speed-up

2. Embedding of classical circuits via reversible logic



Classical logical gates mostly map to quantum gates in 1:1 fashion.


A quantum circuit generated in this way will have the same **overall** complexity as the classical circuit. Not better or worse. But, it will be capable of working with superpositions of states!

The cost are extra qubits guaranteeing reversibility.

Do you know that the QFT circuit and the circuit for a classical FFT are structurally the same?

2. Embedding of classical circuits via reversible logic

Part of the modular exponentiation circuit in Shor's algorithm generated by an embedding of a classical circuit.



Blog post: Why haven't quantum computers factored 21 yet?

3. Automatic decomposition

Integers: factorization to prime numbers

$$12 = 2^2 \times 3$$

Matrices: decomposition to singular values

$$\begin{pmatrix} 2 & 1 \\ 1 & 2 \end{pmatrix} = \frac{1}{\sqrt{2}} \begin{pmatrix} 1 & 1 \\ 1 & -1 \end{pmatrix} \begin{pmatrix} 3 & 0 \\ 0 & 1 \end{pmatrix} \frac{1}{\sqrt{2}} \begin{pmatrix} 1 & 1 \\ 1 & -1 \end{pmatrix}$$

You start with a mathematical description of the desired unitary transformation and write it down in a matrix form. Then apply <u>unitary decomposition</u> algorithm(s). This process is usually based on Singular Value Decomposition (SVD).

This approach is unlikely to lead to efficient circuits! The number of generated gates is generally exponential in the number of qubits.

Mathematical transformation

Such as
$$f:x\mapsto x^2$$
 , or


$$ext{QFT}:|x
angle \mapsto rac{1}{\sqrt{N}} \sum_{k=0}^{N-1} \omega_N^{xk} |k
angle.$$

$$F_N = \frac{1}{\sqrt{N}} \begin{bmatrix} 1 & 1 & 1 & 1 & \cdots & 1 \\ 1 & \omega & \omega^2 & \omega^3 & \cdots & \omega^{N-1} \\ 1 & \omega^2 & \omega^4 & \omega^6 & \cdots & \omega^{2(N-1)} \\ 1 & \omega^3 & \omega^6 & \omega^9 & \cdots & \omega^{3(N-1)} \\ \vdots & \vdots & \vdots & \vdots & \vdots & \vdots \\ 1 & \omega^{N-1} & \omega^{2(N-1)} & \omega^{3(N-1)} & \cdots & \omega^{(N-1)(N-1)} \end{bmatrix}$$

4. Novel design

- Not an easy task
- Much of our reasoning is still tied to circuits and complex Hilbert spaces
- We are "chasing vectors around" in an analogy to "chasing bits around"
- Very active fields in quantum <u>algorithm</u> theory are:
 - Quantum error correction codes
 - Quantum complexity classes
 - MIP* = RE, Certifiable randomness,
 Classically verifiable quantum advantage
 - Finding new <u>classical</u> algorithms by "dequantization"

Gate-based quantum computing model



Control engineering **Qubit technology**

A number of circuit optimizations


- Circuit compression minimize the number of gates used (focus on coupling gates in particular)
- Unroll/decompose to the native gate set supported by the quantum HW
- Optimal routing map the logical circuit to the physical chip while respecting its connectivity map. Insert SWAP gates where needed.
- (Insert error mitigation gates).

These optimizations techniques are partwise orthogonal, quantum HW dependent, and may be applied iteratively/recursively in order to achieve the best results.


Circuit compression

The most common technique is to exploit logical circuit identities

Eg:



- One of the newer approaches is called ZX-calculus.
 - It relaxes the unitarity condition: operates in a less restrictive linear regime instead
 - But, it's not always possible to revert back to a unitary circuit




Unrolling/decomposition

- There are many universal gate sets for quantum computing.
- For superconducting qubits, common entangling gates are: CX, CZ, or iSWAP accopanied with Rx(..) and Rz(..) single qubit rotations. We call it a native gate set.
- SW stack typically contains a **library** of definitions of other **commons gates** in terms of the native universal gate set. Thus, for example, the Hadamard gate H can be 'unrolled' in terms of Rx(..) and Rz(..) as:

Uncommon gates needs to be (brute-force) decomposed (eg. by SVD).

Optimal routing

- A superconducting quantum chip typically supports only interactions between nearest-neighbour qubits. We talk about a connectivity map.
- More distant interactions are achieved via inserting (multiple) SWAP gates. We want to minimize the number of burdersome SWAPs.



This problem is quite similar to a CPU register allocation.

L3 cache

L2 cache


Intermezzo: Connectivity map & memory

Intel Core i9-13900K with 8 P-cores and 16 E-cores

- Caches (all levels, 68MB) $\approx 4.1 \times 10^9$ transistors.
- All integer ALUs (whole chip) $\approx 1 \times 10^6$ transistors.
- FP/vector units (if included) push compute logic into ~ 10⁶-10⁷ range.

Register 1
Register 2
:
Arithmetic logic unit
Register 16


World's first random-access memory at IAS




John von Neumann



James Pomerene



32x32 CRT




Diagnostic photograph from maintenance logs

Example: Qiskit's built-in circuit optimizations

Original circuit

```
circ = QuantumCircuit(3)
circ.h(0)
circ.z(0)
circ.cx(0,2)
```




Transpiled circuit

trc = transpile(circ, backend)


Manila's coupling map






Unrolling, compression and routing has been applied.


Gate-based quantum computing model





Quantum circuit execution

The generated & optimized circuit needs to be converted from an internal highlevel representation (say a Python object) to a flattened textual or binary representation suitable for network transfer and execution.




```
as semble\\
```



```
OPENQASM 2.0;
include "qelib1.inc";
qreg q[2];
creg c[2];
h q[0];
cx q[0],q[1];
cz q[1],q[0];
t q[1];
```

- OpenQASM v2 from IBM has emerged as a practical standard due to its simplicity and permissive licensing.
- OpenQASM v2 is also often used as inter-operability language between different circuit toolkits.

Execution target: NISQ device



- Mapping from gates to pulses
- Routines for automatic calibration
- Internal database
- Generate assembly instructions for digital signal processing (DSP)
- Instrument synchronization
- Data acquisition loop
- Instruments are pre-programmed
- There is no real-time control loop yet
- Quantum chip is an electronic circuit
- We send a control mw-pulse and measure the corresponding response

Tergite: software stack

Dashboard

API

Qiskit SDK


Backend → Instruments

Backend → Instruments






- Cloud service for the quantum computer
- Automated chip bring-up
- Integrated with Puhuri
- Open-source code available on GitHub
 - Apache 2.0
 - https://tergite.github.io/





Tergite





Qibo · v0.2.21

Q Search

INTRODUCTION

Getting started

Code examples

MAIN DOCUMENTATION

API reference

V

V

V

V

Developer guides

APPENDIX

Publications


DOCUMENTATION LINKS

Qibo docs ♂


Qibolab docs ♂

Components


The main components of Qibo are presented in Getting started









Pulse schedule example








Example: Qblox instruments assembly



Q1ASM program:


```
0:
              wait_sync
              upd_param
2:
                                    15
              set mrk
                                               # set markers to 15
3:
                                               # Latency correction of 0 ns.
              wait
                                               # iterator for loop with label start
                                    2000, R0
              move
5:
        start:
6:
              reset_ph
              upd_param
                                   65532
                                               # auto generated wait (300000 ns)
              wait
                                   65532
                                               # auto generated wait (300000 ns)
              wait
10:
                                   65532
                                               # auto generated wait (300000 ns)
              wait
                                   65532
                                               # auto generated wait (300000 ns)
11:
              wait
12:
                                   37872
                                               # auto generated wait (300000 ns)
              wait
13:
              set_awg_gain
                                   851.0
                                               # setting gain for gaussian-d1-0
14:
                                   0,1,4
                                               # play gaussian-d1-0 (100 ns)
              play
15:
                                               # auto generated wait (96 ns)
              wait
                                    96
16:
                                               # auto generated wait (4 ns)
              wait
17:
                                   851,0
                                               # setting gain for gaussian-d1-104
              set_awg_gain
                                               # play gaussian-d1-104 (100 ns)
18:
              play
                                    0,1,4
19:
                                               # auto generated wait (3596 ns)
              wait
                                   3596
20:
              loop
                                   R0,@start
21:
                                               # set markers to 0
              set mrk
                                    0
22:
              upd_param
                                    4
23:
              stop
```


QPU chip




A layout of a 25 qubit processor developed at Chalmers.









HPC-QC use-cases

